A behavioral synthesis system for asynchronous circuits by Sacker, Matthew et al.
978 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 9, SEPTEMBER 2004
A Behavioral Synthesis System for
Asynchronous Circuits
Matthew Sacker, Andrew D. Brown, Senior Member, IEEE, Andrew J. Rushton, and Peter R. Wilson, Member, IEEE
Abstract—Behavioral synthesis of synchronous systems is a well
established and researched area. Thetransformation ofbehavioral
description into a datapath and control graph, and hence, to a
structural realization usually requires three fundamental steps:
1) scheduling (the mapping of behavioral operations onto time
slots); 2) allocation (the mapping of the behavioral operations
onto abstract functional units); and 3) binding (the mapping of
the functional units onto physical cells). Optimization is usually
achieved by intelligent manipulation of these three steps in some
way. Key to the operation of such a system is the (automatically
generated) control graph, which is effectively a complex sequence
generator controlling the passage of data through the system in
time to some synchronizing clock. The maximum clock speed is
dictated by the slowest time slot. (This is the timeslot containing
the longest combinational logic delay.) Timeslots containing
quicker (less) logic will effectively waste time: the output of the
combinational logic in the state will have settled long before the
registers reading the data are enabled. If we allow the state to
change as soon as the data is ready, by introducing the concepts of
“ready” and “acknowledge,” the control graph becomes a disjoint
set of single-state machines—it effectively disappears, with the
consequence that the timeslot–timeslot transitions become self
controlling. Having removed the necessity for the timeslots to be of
equal duration the system becomes selftiming: asynchronous. This
paper describes a behavioral asynchronous synthesis system based
on this concept that takes as input an algorithmic description of a
design and produces an asynchronous structural implementation.
Several example systems are synthesized both synchronously
and asynchronously (with no modiﬁcation to the high level de-
scription). In keeping with the well-established observation that
asynchronous systems operate at average case time complexity
rather than worse case, the asynchronous structures usually
operate some 30% faster than their synchronous counterparts,
although interesting counterexamples are observed.
Index Terms—Asynchronous synthesis, behavioral synthesis.
I. INTRODUCTION
A
SYNCHRONOUS circuits have many potential ad-
vantages over their synchronous equivalents [1]–[3],
including lower latency, lower power consumption, and lower
electromagnetic interference. However, their acceptance into
industry has been slow, which may be due to a number of
reasons: First, the techniques required to design synchronous
circuits are well known and taught to all students of electronics,
whereas few people have the skills to design asynchronous
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circuits. Second, few tools are available outside of the aca-
demic community to aid the design of asynchronous circuits,
compared to the large number of commercial tools available
for the design of synchronous circuits. To address both these
problems an asynchronous behavioral synthesis tool has been
created that supports the implementation of large asynchronous
designs without the need to understand the architectures of the
circuit produced.
Behavioral synthesis allows circuits with different architec-
tures to be quickly realized from a single speciﬁcation. Trade-
offs between parameters such as area and delay can be used to
explore different points within the design space, while the tech-
nology independent speciﬁcation allows the design to be tar-
geted at different technologies. The MOODS [4]–[7] synthesis
system is an advanced tool for synthesizing synchronous cir-
cuits. It has now been extended to allow both synchronous and
asynchronouscircuitstobesynthesizedfromasinglebehavioral
description, with no change to the design deﬁnition.
Behavioral synthesis is the process of transforming an algo-
rithmic speciﬁcation into a physical architecture (“Algorithms
to Silicon”). This is a well studied problem [8], [9], and many
techniques have been developed [10]–[12] to attack it. As with
asynchronous technology, behavioral synthesis has yet to pen-
etrate deeply into the design community. Design teams under-
standably exhibit high inertia, a new technology is not readily
accepted until someone else has used it extensively.
Asynchronous circuits can be designed at various levels of
abstraction, from manual design, to the synthesis of low-level
asynchronous state machines, through data transfer level (DTL)
speciﬁcation and onto behavioral synthesis.
As for synchronous circuits, asynchronous circuits can also
be designed by hand. The AMULET [13]–[15] processors are
a good example of the use of asynchronous circuits, based on
micropipelines [16], designed by hand to be ARM compatible
and have comparable performance.
The synthesis of asynchronous controllers has been an area
of considerable research. The two most notable techniques are
the synthesis of Petri-net.[17] speciﬁcations using Petrify [18],
andthesynthesisofburstmodestatemachinesusingminimalist
[19] or three-dimensional (3-D) [20], [21]. Although these sys-
temshavedifferentinputspeciﬁcationstyle,theyallcreateasyn-
chronous state machines from two-level hazard free logic.
Stepping up from small asynchronous state machines, there
are several synthesis tools that operate at the DTL, equivalent to
the register transfer level (RTL) of synchronous design. Balsa
[22], [23] and Tangram, [24] both use similar input languages
based on CSP [25] and OCCAM [26], and generate circuits
usingthehandshakecircuitmethodology.Thesetoolshavebeen
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Fig. 1. ICODE generated from VHDL. (a) Generating HDL. (b) Generated intermediate code.
used to create signiﬁcant designs, such as the SPA [27] using
Balsa and a low power pager [28] using Tangram. Another
approach is that used by the ACK Framework [29], that parti-
tions designs speciﬁed using Verilog [30] into separate control
and datapath parts. The controller is synthesized using 3-D,
while the datapath is synthesized using standard commercial
synthesis tools. Theseus Logic, Inc., use a technique known
as NCL [31] that also uses commercial synthesis tools, but to
create asynchronous circuits that use dual rail encoding and are
delay insensitive; however they tend to be some three-to-ﬁve
times larger than their synchronous equivalent and may have a
larger delay and power consumption.
At the behavioral level, Tan has created a tool [32], which
allows a limited subset of VHDL to be synthesized onto
micropipeline [16] structures, using basic naïve techniques;
and [33] which creates optimized controllers for a predeﬁned
control data ﬂow graph (CDFG). Finally Bachman [34], [35]
has modiﬁed many of the standard synchronous synthesis
algorithms [8], [9] to be made suitable for the asynchronous
domain.
A separate approach to the design of asynchronous circuits is
the translation of a synchronous design into an asynchronous
one. An approach to this is presented by Cortadella in [36],
which allows the registers and clock tree of a synchronous de-
sign to be replaced by master slave latches and asynchronous
handshaking.
The MOODS synthesis system has been a synthesis research
vehicle for over 15 years. Its optimization algorithms work
quite differently to many other tools (see above) and including
the commercially available Behavioral Compiler from Syn-
opsys [37], and Monet from Mentor Graphics [38].
MOODS takes as input the behavior of the system speci-
ﬁed in behavioral VHDL [39] or SystemC [40]. (Semantically,
there is little to distinguish between the two languages, and
throughout the rest of this paper VHDL will be used as the I/O
stream, although SystemC could equally well have been used.)
The output of the synthesis process is a structural netlist, de-
scribing a physical system that displays the desired behavior.
Section II describes the generic synthesis process steps used
to translate a behavioral description to a structural implementa-980 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 9, SEPTEMBER 2004
Fig. 2. Datapath generated from ICODE.
tion. This description is target neutral, in that it applies equally
well to a synchronous and asynchronous ﬁnal implementation.
Section III describes how optimization of the design may be
effected by manipulation of the representation of the design.
Again, this description is target neutral.
Section IV describes the implementation details of the asyn-
chronous synthesis system. (The corresponding minutiae of the
synchronous system have been published elsewhere [7], [41].)
Finally, in Section V a set of example designs are presented
and analyzed, some in detail. The principal point of this section
is not to illustrate how good the optimization algorithm is; this
has been published extensively [4]–[6], [42], but how the syn-
chronous and asynchronous implementations differ, given the
same behavioral input and optimization parameters. The design
statistics enumerated in the results are for the same set of de-
signs, run under the same optimizer with the same optimization
criteria, making them directly comparable.
Fig. 3. Sharing functional units. (a) Two multiply operations. (b) Operations
shared on one operator.
II. THE GENERIC SYNTHESIS PROCESS
This section provides a brief description of the overall syn-
thesisprocess,fromVHDLbehavioralinputthrough(almost)to
structural output. The structure produced by this process will be
large, slow and inefﬁcient, but functionally correct. The process
is generic in that the explanation applies equally and without
modiﬁcation to both synchronous and asynchronous implemen-
tations. Speciﬁcally, the term “timeslot” does not imply the time
intervals are of equal length. In a synchronous system, they are.
In an asynchronous system, this may not be the case. We also
stop short of committing the design to a synchronous or asyn-
chronous implementation.
The processes that need to be performed (and almost every
practical synthesis system is a variation on this theme) are com-
pilation (where the HDL source is translated into some con-
venient, low-level equivalent form), scheduling (where the ab-
stract operations used in the low level form are mapped onto
time slots), allocation (where the set of abstract operations are
mapped onto abstract operators), binding (where the abstract
operators are mapped onto physical operators). Alongside this
is controller synthesis, which is the construction of a sequence
generator to drive the register loads and multiplexer controls at
the appropriate times, to steer the data through the operators
without collisions or deadlocks. Finally there is linking, where
the entire structure is turned into a physical netlist. Scheduling,
allocation and binding are highly interdependent. In principal,
they can be separated and tackled in isolation to each other, butSACKER et al.: BEHAVIORAL SYNTHESIS SYSTEM FOR ASYNCHRONOUS CIRCUITS 981
Fig. 4. Controller synthesis.
the quality of the design produced in this manner is generally
extremelypoor.Anyoverallaggressiveoptimizationsystemhas
no realistic choice but to consider the three activities alongside
each other. However, for the sake of clarity, in this section they
are described separately.
A. Compilation to Intermediate Code
In common with most synthesis systems, the ﬁrst step is to
take the input description and translate this into a language neu-
tral form. We call this ICODE (intermediate code), and it is
essentially a hardware assembly language. It has an extremely
simple syntax, but whereas most assembly languages use the
notion of multiple control threads sparingly if at all, multiple
threads are fundamental to the semantics of ICODE.
Fig. 1 shows a small fragment of VHDL describing a system
to solve a (cut down) quadratic equation, and the corresponding
ICODE.
• For the sake of keeping the example to a manageable size,
we have made the process sensitive to only and , and
omitted both the evaluation of the second root, and the
trap necessary to detect . Note that use of a high
levelbehavioraltooldoesnot(necessarily)absolvethede-
signerfromtheresponsibilityofdeﬁningtheentiresystem
behavior.
• The example uses integer coefﬁcients; by changing the
variable declarations and the cell library, the design could
equallywellgenerateﬁxedorﬂoatingpointorevenacom-
plexarithmeticimplementation.Dependingonthelevelof
sophistication (physical size) of the library cells, the de-
sign could be made to (automatically) tolerate the condi-
tion , by having the low-level cells propagate NaNs.
Fig. 5. Chaining synchronous operations. (a) Two multiply operations: two
timeslots. (b) Two multiply operations chained together.
This would generate predicable behavior, but is no substi-
tute for sensible design.
• Note the back annotation ﬁle:3, ln:14, pos:12 associ-
ated with each ICODE statement: this allows complete
back annotation from the ﬁnal hardware to the generating
HDL source.
• The square root operation is implemented as a function
call, the divide as a built in operation, even though the un-
derlying functionality isvirtually identical.This isa direct
reﬂection of the way the HDL source was written.
• Most registerdeclarations (tmpxx)are omittedfor thesake
of brevity. tmp61, tmp63, and tmp64 are one bit wide; all
others are 32 bits.
• The ﬁgure shows a single process, and hence the ICODE
has a single control thread. (In a multiple process de-
sign, the “start” of each process loop would have its own
thread.) At this stage, the text can be interpreted as a se-
quential set of (labeled) low-level instructions, reading
from and writing to “variables.” At the end of each state-
ment is an implied “activate next statement.” Uncondi-
tional branching is supported by an ACTivate statement
(there are none in Fig. 1.), and conditional branching by
the IF xxx ACTT label ACTF label statement.
(xxx is a Boolean, ACTT means “activate if true,” ACTF
means “activate if false.”) More complex structures also
exist: two multiway branching instructions (SWITCH and
DECODE); a detailed description of ICODE is not the
focus of this paper.
Note also that (at this stage) the “variables” are abstract con-
tainers of data. The use of the keyword REGISTER is historic
and misleading; these entities may ultimately be represented as
physical registers, but they are equally likely to end up as bits
of wire.982 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 9, SEPTEMBER 2004
Fig. 6. Three-dimensional (dynamic) design space trajectory.
B. Scheduling
Scheduling involves mapping the sequence of operations
described in the intermediate form onto speciﬁc time slots. (For
a synchronous implementation, these time slots are naturally
clock cycles, but from the dataﬂow perspective there is no
reason why the slots have to be of equal width, which is the ob-
servation that opens the door to asynchronous implementation
described later). For the simplest possible schedule, we can
simply take the instructions of Fig. 1 and map them temporally,
as in Fig. 2.
A few points to note.
• The ﬁgure represents the data ﬂow within the design. Or-
chestrating and controlling the ﬂow of information is im-
plied, but not yet speciﬁed. In essence, we note that if a
variable is written to in one timeslot and read in another,
then it must be registered. In Fig. 2, only one thing ever
happensineachslot,soeachoperationhasanimpliedreg-
ister associated with it.
• The statement labels of Fig. 1(b) map directly onto the
time slots.
• The dataﬂow associated with the evaluation of the root
(.L001 to .L012) is readily identiﬁable in the ﬁgure; the
MOVEs of .L012 and .L013, the inequality tests (.L014
and .L015) and the single bit OR (.L016) implement the
dataﬂow aspects of the HDL WAIT construct; in this
case inferred from the process sensitivity list. The “old”
values of a and b are stored in tmp60 and tmp62: if either
change, the appropriate “not equal” variables (tmp61 or
tmp63) will be asserted, triggering the reactivation of the
entire instruction sequence by the mechanism described
in Section II-E.
C. Allocation
Allocation is the process of mapping the abstract operations
of Fig. 2 onto abstract operators. The most naive allocation is to
map each abstract operation on to a physical operator. Thus, the
system of Fig. 2 would require four multipliers, two subtrac-
tors, one adder, and so on. These operators all take up silicon
real estate, and clearly such a mapping is ridiculously wasteful.
The operators are only in use during the timeslot the operation
occupies;for15ofthe16timeslotsofFig.2,eachphysicaloper-
ator is doing nothing. Far more sensible is to share the physical
operators between timeslots, as in Fig. 3.
Fig. 3(a) shows the ﬁrst two slots of Fig. 2, including the
implied registers and their “load enable” lines. This fragment
of the system requires two multiplies, and multipliers are large
cells. Far better (smaller) is the arrangement of Fig. 3(b), where
access to a single multiplier is controlled by two multiplexers.
The passage of time is controlled by thetwo signals ld1 and ld2;
note that the time histories of the signals associated with a, b,
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Fig. 7. Chaining asynchronous operations.
of Fig. 3(b) is just over half the size of that in Fig. 3(a). As each
timeslot in Fig. 2 has only one operation, this argument can be
extended to the point that the entire structure can be realized
with exactly one instance of each type of functional unit.
D. Binding
Binding refers to the choice of functional unit used to imple-
ment a physical operator; for example, the single multiplier in
Fig. 3(b) could be a Booth structure, a carry lookahead, or any
of the host of available microarchitectures that will implement
the multiply operation. The tradeoffs introduced by this added
level of complexity will not be discussed here.
E. Controller Synthesis
Each operation in Fig. 2 has an implied register after it
(explicitly depicted in Fig. 3). Each one of these registers has
a ‘load enable’ line, which has to be driven by something. The
sequence of load enables that allows the dataﬂow part of the
circuit to deliver the required overall functionality is generated
by a state machine: the controller. The controller associated
with the dataﬂow of Fig. 2 is shown in Fig. 4.
The distinction between abstract representation and physical
structureisdeliberatelyblurredhere,toilluminatehowone may
be generated from the other: the controller is a graph, where
the nodes represent the states of the sequence generator. It is
essentially a one-hot machine, which may be thought of as a
Petri net.
In reality, in a synchronous system, each controller graph
node maps exactly onto a D-type ﬂipﬂop, which has a clock
input, and hence the machine states are of equal length. There
Fig. 8. Asynchronous control cell. (a) Asynchronous control cell.
(b) Event-based selector.
is no intrinsic reason why the state intervals should be of equal
length: once the logic within a state has completed, the transi-
tion to the next state can occur at any time.
The pair of gates in slot 17 are state machine glue logic,
also known as one-bit MUX, also known as a switch unit in
the Petri net. The salient point is that the behavior of the se-
quencegeneratorisalteredbyaprimaryinputfromthedataﬂow
(tmp64inFig.2).Onpower-up,thegeneratorwillcyclethrough
states .L001 to .L016, in accordance with the semantics of the
VHDLprocess.Thenthemachinewillentera tight“busyloop,”
(.L014-.L015-.L016-.L014 ), continually checking to see if a
or b has changed. (The VHDL “wait” construct.) As and when
either of these changes, the sequence diverts up to state .L001
again, and the process body is reevaluated.
III. OPTIMIZATION
It is worth reemphasizing here that the term “timeslot” does
not necessarily imply time intervals of equal length in this ex-
planation.
Behavioral synthesis is an application that has been ret-
roﬁtted onto hardware description languages, and one of the
consequences of this is that any sensible optimizing synthesis
system almost inevitably either breaks the temporal semantics
of the input language or places severe restrictions on its use.
This is the price that has to be paid for allowing the optimizer
the freedom to do its work.
Any structural design can be characterized by a number of
metrics. Some of these can be evaluated from a static analysis
of the structure (overall area and delay are typical and usual,984 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 9, SEPTEMBER 2004
Fig. 9. Asynchronous functional unit.
Fig. 10. The asynchronous register. (a) Asynchronous register. (b) Double
edge ﬂipﬂop.
although sometimes delay is data-dependant). Other attributes,
such as power distribution and RF spectra can only be evaluated
by dynamic analysis, i.e., simulation: they depend critically on
the actual excitation of the system. Irrespective of this, the term
“optimization” in the context of behavioral synthesis means
moving the metrics toward some user-deﬁned target, while at
the same time maintaining the overall functional behavior of
the system. One such “peephole” optimization was shown in
Fig. 3: the multiplier was shared, thereby saving a considerable
amount of area. Other transformations to the structure have
different effects. Consider Fig. 5(a), which is another fragment
of the overall system of Fig. 2. This is trivially transformed into
the structure of Fig. 5(b). The functional behavior is the same,
but the area and delay metrics are considerably different:
1) Temporal: The two operations have been pushed into the
same timeslot, so ostensibly for synchronous design, the speed
Fig. 11. Operations in parallel: neither operator shared.
has doubled, unless the propagation delay of the chained opera-
tions is larger than the slot period. In which case, the clock may
have to be slowed, which may or may not reduce the overall
process loop delay. Another way round the problem (if the in-
structions concerned are not on the critical path) is to cycle-skip
that particular pair of operations.
2) Spatial: We have removed a register, and reduced the
number of states in the controller, both of which will reduce
the overall area. If the controller is one-hot, each state will have
a linear area cost. If it is an encoded architecture, the spatial
saving is likely to be logarithmic with the total state count. Note
also that the variable tmp1 is now a piece of wire, not a register.
The most important consequence of applying this transforma-
tion, however, is that by so doing we have prevented the possi-
bility of sharing the operations on one operator. We cannot now
use the transform outlined in Fig. 3, because both multiplica-
tions take place in the same timeslot, so we have no choice but
to use two discrete multipliers.
Typically, there will be very many possible alternative struc-
tures that generate equivalent behavior, and the task of the
optimizer is to balance the (usually conﬂicting) effects of trans-
forms—like the above—against each other. A useful way to
handle this is by reference to a “design space” a geometric
space where a given structure is represented by a set of coordi-
nates corresponding to the parameters of interest to the human
designer. A 3-D area, delay, energy space for a design is
shown in Fig. 6. Here, the point is at the centre of
the ﬁgure, and the trajectories show three projections of a
3-D path, each onto a two dimensional plane, as the optimizer
attempts to minimize the area, delay, and energy dissipated
by the design [6].SACKER et al.: BEHAVIORAL SYNTHESIS SYSTEM FOR ASYNCHRONOUS CIRCUITS 985
Fig. 12. Sharing units. Multiplexing in time, the asynchronous version of
Fig. 3(b).
Two optimization techniques have been outlined in this
section and many others exist [41]; the topic of behavioral
optimization is immense, and it is not the purpose of this paper
to contribute to that ﬁeld. The point illustrated by this section is
that optimizing almost inevitably involves resolving, by some
mechanism, conﬂicting pressures between extremely diverse
metrics.
Finally, it is worth reinforcing that all practical behavioral
synthesis breaks the semantics of the generating HDL source.
The concept of a process is common to all hardware description
languages: it enables the designer to separate out the temporal
and functional aspects ofa description. Aprocessis a loop, con-
taining a sequence of calculations of arbitrary complexity, that
“executes” in zero time. Real time passes, only at “wait” or the
equivalent statements. Synthesis is the process of automatically
translating a behavioral description into a structure. It follows,
then, that the behavior of the actual synthesized structure only
approaches that described by the HDL as the timeslot period
approaches zero, which it clearly cannot do in reality.
IV. ASYNCHRONOUS SYNTHESIS
Anysynthesizedsystem,issimplyanautomaticallygenerated
network,wheretheﬂowofdatathroughthenetworkisregulated
such that the behavior of the system is what the user/designer
wanted. In a synchronous system, the dataﬂow is regulated by
a discrete controller, itself controlled by a ﬁxed clock. Each
Fig. 13. The asynchronous control DEMUX.
Fig. 14. Asynchronous data MUX.
timeslotisofequallength,anditfollowsthatthemaximumclock
speedis controlled bythe longest propagation delay through the
combinational logic implementing the functionality in a single
state. From the perspective of the dataﬂow, however, there is
clearly no reason why the timeslots need be of equal length:
once a set of functional units has completed its calculations,
the system can move to the next state and continue. If we
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controller with a “stage complete”ﬂ ag, we effectively have
an asynchronous implementation.
The “ﬂow of control” passes through the control cells and the
datapathunits:seethethickgreyarrowinFig.7.Thedetailswill
be explained later.
In principle, this is all that is required to produce a function-
ally correct structure, but in practice there are a number of other
modiﬁcations worthy of note.
A. Optimization—Measure of Goodness
The optimization function attempts to minimize some “mea-
sure of goodness” (MOG) numerically deﬁning the quality
of the design. (In this paper, we are largely restricting this to
the area and delay of the design.) The derivation of the MOG
changes if we move to an asynchronous implementation:
1) Area: The functional units are now bigger, not only do
they have to support the deﬁned functionality, but they also are
now responsible for generating the “stage complete” signal, and
reacting to the “request” input.
Thecontrolcellshaveacompletelydifferentinternalstructure
totheirsynchronouscounterparts(seeSectionIV-B),andhence
will have a different area. In the general case, it is impossible
to predict whether the synchronous or asynchronous controller
willbesmaller.Forasynchronoussystem,thearchitectureofthe
controller is usually one-hot for less than about eight states (the
size of the controller grows roughly linearly with the number of
states), or encoded (where the size grows logarithmically with
state count) for larger systems. In an asynchronous system,
the same tradeoff exists, but the size of the larger encoded
system depends signiﬁcantly on the number of dummy cycles1
necessary to avoid race hazards, which makes the size difﬁcult
to predict from abstract reasoning. It is partly for this reason
thatwehavechosentousethedistributedone-hotasynchronous
architecture for the controller.
2) Delay: For a synchronous system, the delay of a process
is the critical path length (including any known loop informa-
tion) multiplied by the clock period.
For an asynchronous system, it is simply the sums of the state
delays (including as before any known loop information) in the
critical path.
1In a synchronous state machine, the actual bit patterns used to distinguish
the states (the state vector) are irrelevant from the point of view of the
behavior of the machine. The state–state transitions are dictated by the “glue
logic” and orchestrated by the clock. In an asynchronous machine, adjacent
state codes must have a Hamming distance of exactly 1, to avoid race hazards
in the combinational logic. If this is not possible, a dummy cycle (state) must
be inserted to ensure that every state transition satisﬁes the above criteria.
Consider the trivial example of a three-state machine, cycling in a loop. With
a synchronous implementation, without loss of generality, the state encoding
could be A(00) ) B(01) ) C(10) ) A(00) and so on. This coding
cannot be used in an asynchronous machine, because the B ) C transition
cannot be realized in combinational logic without a race. To realize this
particular example in asynchronous logic, a dummy cycle would be inserted to
eliminate the race: A(00) ) B(01) ) C(11) ) dummy(10) ) A(00).
The dummy state is unconditionally unstable, and once entered, transitions
immediately to its successor state. Note that in this example, the only cost
of this is a slight increase in gate count and a slightly longer delay in
the C ) A transition. However, in a more complex system, it may be
necessary to insert multiple chains of dummy cycles, and it may also be
necessary to increase the length of the state vector well above log (total
states) to accommodate this. These latter points make it virtually impossible
to estimate the size of the machine without actually designing it in totality.
Fig. 15. Asynchronous IF realization (compare with Fig. 4).
Fig. 16. Extension of the IF construct (Fig. 15) to the generic select
(SWITCH-CASE) construct.
B. Controller
The synchronous control cells (see Fig. 4) are simply D-type
ﬂip-ﬂops, with a reducing-OR function on the inputs (Fig. 4,
state14, forexample).The ﬂowofcontrolis triviallymodulated
using a switch conﬁguration like that shown in Fig. 4, state 17.
The clock and global reset is implied. Essentially, two signals
go from control state to control state: the clock and the control
line.
With an asynchronous implementation, the controller state
machine is similar in topology, a sequence of one-hot cells, but
thereisnoclock,andthecellscommunicatewitheachotherand
thedatapath usingrequest–activatehandshakes. Fig. 7 showsan
example of a single state containing a chain of two multiplies
[compare this with Fig. 5(b)]. Again, two signals go from con-
trol state to control state: acknowledge and control.
The signals lines shown in Fig. 7 are all logic lines, with
the dataﬂow carrying information of arbitrary bit-width and the
control logic being single bit. The control logic is a mixture of
event-based and level-based information. The (level-SACKER et al.: BEHAVIORAL SYNTHESIS SYSTEM FOR ASYNCHRONOUS CIRCUITS 987
TABLE I
SYNCHRONOUS PORTFOLIO DESIGN STATISTICS
based) XOR gate symbol in Fig. 7 implements the reducing-OR
function for events. The internal structure of the control node
is shown in Fig. 8: compare the structure of the event based
switch [Fig. 8(b) [43]] with the level based synchronous version
(Fig. 4 state 17). The Muller-C gate in Fig. 8(a) implements the
event-based reducing-AND function [16], [43].
C. Datapath Units
The asynchronous datapath units are simply synchronous
combinational units with a disjoint event based network in
parallel providing the “all done” handshake information, see
Fig. 9. This gives the same worst case performance for a single
DPU as for synchronous. However, if a cell library exists that
contains units with completion detection, these could be used
instead to give average case performance for each DPU. Note
that if a datapath unit has been shared, then a demultiplexer
is required for the output acknowledge in order to prevent
acknowledge events being issued to parts of the circuit where
they are not required.
D. Registers
An asynchronous register is considerably more complex than
its synchronous counterpart. A one-bit structure is shown in988 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 9, SEPTEMBER 2004
TABLE II
ASYNCHRONOUS PORTFOLIO DESIGN STATISTICS
Fig. 10 (taken from .[44]). The event selector box in Fig. 10(a)
is the same device as used in the controller, shown in Fig. 8(b).
E. Signal Encoding
There exist several popular design methodologies for the de-
sign of asynchronous systems: these affect how handshaking is
performed and how data is represented. For the handshaking
protocol, the main choice is between two-and four-phase or re-
turn-to-zero handshaking protocols [45], [46]. For four phase,
therearethreevariationsonthetheme:early,broadandlatedata.
These differ in the phase in which the data is valid.
Single rail encoding is the standard method used when
designing synchronouscircuits, where single wirecan represent
a single bit of data. When using dual rail, two wires are required
to represent a single bit of valid data; the other two bit patterns
mean the data is invalid. Dual rail circuitshave thedisadvantage
of being large, typically requiring over twice the area of their
single rail equivalents, however, they have the advantages that
they ﬁt in well with the four phase signaling protocol, are easy
to perform completion detection on and are delay insensitive.
Single rail circuits have the advantages of being smaller, faster
and more widely available than dual rail circuits, but requireSACKER et al.: BEHAVIORAL SYNTHESIS SYSTEM FOR ASYNCHRONOUS CIRCUITS 989
Fig. 17. The quadratic equation solver control graphs. (a) Synchronous
target, optimized for area. All procedure calls inlined. (b) Asynchronous
target, optimized for area. All procedure calls inlined. (c) Synchronous target,
optimized for area. Procedure calls not inlined. (d) Asynchronous target,
optimized for area. Procedure calls not inlined.
tighter timing constraints when used with bundled handshake
signals, as this conﬁguration is not delay insensitive.
We use single rail encoding with two phase signaling,
which in principle puts the correct functioning of the circuit
at the mercy of unbalanced delays introduced by” (APR) sub-
system; however, conservative choice of the delay parameters
[Figs. 8(a), 9, and 10(b)] mean that this has not been a problem
to date.
F. Optimization Structures
Practical optimization relies for the main in taking a naive
dataﬂow and schedule (Fig. 2, for example) and perturbing it.
Two principal techniques are used: ﬁrst, moving the opera-
tions between timeslots. (Where the operations have some data
dependency,this is knownas chaining,Fig. 7. Where thereis no
dependency, the process is called grouping. Obviously, groups
may contain chains.) This effectively changes the schedule, and
affects the overall latency of the design.
Second, individual abstract operations may be mapped onto
the same physical operator (Fig. 3)—this changes the alloca-
tion and affects primarily the overall area of the design. The
tradeoffs between these two operations alone are nontrivial and
nonmonotonic.Introducingfurtheroptimizationcriteria(forex-
ample, Fig. 6 [6]) makes the situation even more complex.
Chaining, grouping, and sharing are all valid optimization
techniques in both the synchronous and asynchronous domains.
Figs. 7–10 show asynchronous chaining, and the associated
structures, which are relatively straightforward.
Fig. 11 shows two functions: and , grouped in a
single state. Although there are no data dependencies between
and ,notethatitisstillnecessarytosynchronizethere-
sults together at the state boundary. The reason for this is as fol-
lows:althoughthere is guaranteedto be nodata feedback within
a state (the I/O dataﬂow relationships of a state can always be
written as purely combinational Boolean expressions) it is en-
tirely possible that feedback around a state (that is, its output
connected to its inputs) can occur. If there is more than one
output to a state, this data can become temporally misaligned,
with unpredictable dataﬂow results.
Datapath unit sharing, the asynchronous counterpart of
Fig. 3(b), is shown in Fig. 12. Note, it is no longer possible or
sensible to extend the state boundaries to the dataﬂow part of
the circuit.
The circuit is intrinsically safe, in that there is no possibility
of the two control state competing for the single resource. This
safety derives not from the local circuit topology, but from the
overallorganizationofthesynthesissystem:ifthethreatofcom-
petition exists (which can be determined from a static analysis
of the dataﬂow) then the abstract operations are not shared on
the resource, so there is no problem.
Unit sharing requires two more specialized subunits: the
asynchronous control DEMUX (Fig. 13) and the asynchronous
data MUX (Fig. 14).
Note there is no such thing as an asynchronous data DEMUX
(it is a piece of wire) and the asynchronous control MUX is a
nonsensical concept.
The asynchronous equivalent of a conditional structure is
shown in Fig. 15. Compare this with the corresponding syn-
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Fig. 18. Design space for the quartic equation solver, various static optimization criteria. (a) Synchronous target, procedure calls not inlined. (b) Asynchronous
target, procedure calls not inlined. Note: “Delay” and “Both” coincide. (c) Synchronous target, procedure calls not inlined. Note: “‘Delay” and “Both” coincide.
(d) Asynchronous target, procedure calls inlined.
This is trivially extended (Fig. 16) to support the concept of
a generic select (SWITCH-CASE) construct.
V. RESULTS
Statistics relating to the synthesis of six behavioral designs
are shown in Tables I and II. All the designs are deﬁned in
VHDL, and consist of (without loss of generality) a single
process with a hierarchy of procedure and function calls under
it. The designs are: 1) a quadratic equation solver [47] (which
includes a square root and divide); 2) a cubic equation solver
[47] (which includes square and cube roots, and forward
cosines); 3) a quartic equation solver [47] (which also contains
square and cube roots, and forward cosines); 4) the DES block
encryption algorithm.[48]; 5) two versions of a differential
equation solver as discussed in Section V-A; and 6) a ﬁnite
impulse response discrete ﬁlter. Each of these designs were
synthesized for all combinations of the following parameters:
• synchronous–asynchronous;
• optimized with respect to nothing/area/delay/both area
and delay;
• procedure and function inlining or not.
(The ﬁlter has no hierarchy, so the inlined–not inlined results
are identical.) Table I shows the synchronous results, Table II
the asynchronous.
Inlined–calls indicates if the design hierarchy is ﬂattened be-
fore optimization. (Flattening enables considerably more unit
sharing, both spatially and temporally, but usually from a larger
initial spatial conﬁguration.)
Optim w.r.t. indicates the static optimization criteria asserted
by the user.
Latency (ns) is the length of the critical path through the
design, in nanoseconds, when the clock is run at its maximum
possible value (column Max clk).
Latency (states) is the number of states in the critical path.
Area is a relative ﬁgure; the cell library used was designed
for Xilinx Virtex devices [49], the ﬁgures refer to the estimated
slice count.
Max clk (ns) is the period of the fastest clock that can be used
todrivethesystem.Anotherwayoflookingatitisasthelongest
combinational logic delay through any state (minus the register
setup time).
States is total number of states in the entire design.SACKER et al.: BEHAVIORAL SYNTHESIS SYSTEM FOR ASYNCHRONOUS CIRCUITS 991
Fig. 19. Design space for the DES encryption block, various static optimization criteria.
Waste in a synchronous design, all states have the same (tem-
poral) width, but the delay of the functional units with that state
will usually be less than that width. (Except for the slowest, nat-
urally, as this dictates the maximum clock speed.) Thus most
states will have a nonzero “dead time.” The waste column is the
sum over all the states of the dead time. (It is not the sum over
the critical path.) The average waste ﬁgure of the 44 entries is
0.65, i.e., 65% of the elapsed time is spent doing nothing.
It is tempting, at ﬁrst sight, to attempt a comparison between
the wasted space in a synchronous design and the performance
increase intheasynchronous counterpart. However,theyare not
directly comparable, for two reasons: First, the optimizer will
have made different atomic decisions as the relative timings
change in the two regimes, i.e., the scheduling and allocation
will be different (see Fig. 11). Second, the waste metric (see
Table I) refers to the total waste summed over all states of the
design; the latency ﬁgures refer to the states in the critical path.
Max state (ns) is the length of the longest state in an asyn-
chronous design. (This may or may not be on the critical path.)
A. Optimization: Scheduling
Fig. 17 shows the full control graphs for the quadratic equa-
tion solver (full solution, not the cut-down version used in the
earlier explanation). The four sections show the design targeted
at inlined–uninlined and synchronous–asynchronous solutions.
The full set of statistics relating to the design are given in
Tables I and II; the key point to note from the ﬁgure is that the
changein optimizationcriteria evaluationbetween synchronous992 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 12, NO. 9, SEPTEMBER 2004
Fig. 20. Wasted time in the synchronous inlined cubic equation solver.
and asynchronous platforms has resulted in signiﬁcantly dif-
ferent structures for the implementations. Closer examination
of the designs indicate that this effect arises from two causes:
• For an asynchronous target, there is less pressure to chain
functional units, because the incremental effect on the la-
tency is negligible.
• For a synchronous target, preemptive calculation costs area,
but no time. For the asynchronous counterpart, it costs time.
Thus, it is better to have lots of short asynchronous states.
ThedesigngeneratingtheDIFFEQ(2)resultsinTablesIandII
istakenfrom[50].Itsolvesaﬁxedequation
with a ﬁxed method (forward Euler) and so is intrinsically
much smaller and simpler than DIFFEQ(1), which supports
solution via Euler, modiﬁed Euler and Runge-Kutta [51]. It
is interesting to note that latency when optimized for area is
greater than the naive (unoptimized) implementation because
the MUX latency is greater than the control overhead of having
every operation in its own state.
B. Optimization: Static Design Space
Fig. 18 shows the static design spaces for the quartic equa-
tion solver, again for the four combinations of (inlined–unin-
lined)/(synchronous–asynchronous) solution.
Oneachdesignspacefourpointsareshown:a)foranaïvede-
signwithnooptimization;b)foradesignoptimizedtominimize
delay; c) for a design optimized to minimize area; and d) for a
design optimized to minimize both delay and area. The naive
design is usually the largest and slowest point (top right hand
corner of the design space). Note that the naïve asynchronous
circuits have a signiﬁcantly smaller latency to that of their syn-
chronous equivalent, despite the schedule being the same as if
no optimization has occurred, due the large waste of an unuti-
lized synchronous system. Similarly, the design optimized for
minimum area is the point nearest the horizontal axis; however
the design optimized for minimum latency is not always. This is
duetoinaccuraciesinestimatingthelatencyduringsynthesis,as
the number of iterations around loops that are not bounded (i.e.,
they are data dependant) is usually impossible to infer. The ﬁnal
optimizationisacompromisebetweenoptimizingforminimum
delay and minimum area.
The uninlined designs have smaller area than their inlined
equivalents. An inlined design reproduces the data and con-
trol path for each procedure, which has the potential to achieve
more optimization across procedural boundaries, however in
this case the inherently shared uninlined procedure modules are
smaller. The asynchronous designs are faster than their syn-
chronous equivalents except for the case of the uninlined de-
sign optimized to minimize both area and delay. On average the
quartic asynchronous designs require 66% of the time of their
synchronous equivalents.
Fig. 19 shows the design space for the DES block. The dra-
matic difference between synchronous and asynchronous la-
tency derive from the internal structure of the algorithm: DES
comprises mainly table lookups (which are effectively bit shuf-
ﬂes) and the XOR operation. The numerous bit-shufﬂing opera-
tions further resolve to a series of bit-wise concatenations. In a
synchronous implementation, this is realized, literally, as pieces
of wire; the cost in terms of both area and delay is completely
negligible. In an asynchronous implementation, each concate-
nation requires asynchronous control, which as a penalty asso-
ciated with it. Finally, the XOR operation itself is intrinsically
slower asynchronously than it is synchronously.
C. Temporal Utilization (Waste)
Fig. 20 shows the histogram of state utilization for the unin-
lined synchronous implementation of the cubic equation solver,
optimized with respect to delay. Each column represents a con-
trol state, and the bars indicate the combinational logic delay
of the processing in each state. Thus the white space is effec-
tively“wasted time.” The longest state (n869—about two-thirdsSACKER et al.: BEHAVIORAL SYNTHESIS SYSTEM FOR ASYNCHRONOUS CIRCUITS 993
of the way from the left axis) dictates the fastest clock that can
be used for the entire design. The optimizer attempts to chain
operations (combining control states) to decrease the amount of
low occupancy states in the design, but obviously it can only do
so where data or control ﬂow conﬂicts permit. Of the 114 states
in the design, a few have extremely low occupancy; these are
used to move data before–after entering–leaving a control loop.
No temporal optimization is possible here.
VI. FINAL REMARKS
A technique for the behavioralsynthesis of asynchronous cir-
cuits has been presented, and the physical parameters of the re-
sulting implementations compared to a synchronous equivalent.
The technique is based on methods established for use in syn-
thesizing synchronous circuits, which are modiﬁed to support
the design of asynchronous circuits.
The results show that the asynchronous circuit generated can
perform signiﬁcantly faster than the synchronous equivalent, at
the cost of extra area, which is to be expected. However, thus
is by no means guaranteed, and the only real conclusion that
can be drawn is that the availability of a choice between syn-
chronous and asynchronous may allow an implementation with
signiﬁcantlydifferent static parameters.Theabilityof advanced
behavioral synthesis tools to explore design space from a target
neutral speciﬁcation means that designers can easily have the
best of both worlds: architectural exploration means just that
the designer can trivially ask the tools what the best solution is,
and simply go with it.
Future work is focused on the idea of extending the concept
further by allowing large “islands of synchronicity” to exist in
an asynchronous “sea,”where the boundaries between the do-
mains are identiﬁed and handled automatically by the synthesis
system, transparently to the user.
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